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We introduce a scheme to obtain key logic-gate structures, using synchronization of nonlinear systems. We
demonstrate the idea explicitly by numerics and experiments on nonlinear circuits. A significant feature of this
scheme is that a single nonlinear drive-response circuit can be used to flexibly yield the different logic gates,
and switch logic behavior by small changes in the parameter of the response system; so the response system
can act as a “logic output controller.” Thus this scheme may help to construct dynamic general-purpose
computational hardware with reconfigurable abilities.
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In recent years there has been a new direction in harness-
ing the richness of chaos, namely, the exploitation of chaos
to do flexible computations, the so-called “chaos computing”
paradigm 1,2. The aim is to use a single chaotic unit to
emulate different logic gates and perform different arithmetic
tasks, and further have the ability to switch easily between
the different operational roles. Such a computing unit may
then allow a more dynamic computer architecture and serve
as ingredients of a general-purpose device more flexible than
statically wired hardware 3.
The explicit chaos-computing schemes that have been de-
signed and implemented so far have all been based on the
thresholding clipping/limiter method to achieve controlled
responses from a chaotic system. In this work we propose a
very different scheme to implement dynamic logic gates: We
will use the synchronization of a driver-and-response nonlin-
ear system, to achieve logic operations 4. We will also
explicitly demonstrate the success of the scheme in a circuit
implementation.
Now cooperative behavior of nonlinear systems, as exem-
plified by synchronization phenomena, has received much
attention 4. Generally, synchronization can be considered
as the appearance of some relations between functionals of
two processes due to interactions. Complete synchronization,
namely, the exact coincidence of the states of systems, is the
strongest form of synchronization, and here we will base our
scheme on this phenomenon. Note that synchronization has
been widely used as a basis for communication schemes 5.
Now, in this Rapid Communication, we will demonstrate the
use of synchronization to obtain dynamic logic gates.
SCHEME
First we outline the scheme for dynamically and flexibly
implementing the fundamental logic gate NOR from which
all gates may be constructed, and the logic gates AND and
XOR which yield the building block of arithmetic process-
ing: the bit-by-bit addition operation. The last column of
Table I gives the output corresponding to the two inputs I1
and I2, for NOR, AND, and XOR logic. Note that the four
distinct possible input sets 0,0, 0,1, 1,0, and 1,1 reduce
to three conditions as 0,1 and 1,0 are symmetric.
The logic cell here is comprised of one-way coupled non-
linear systems. The logic output will be given by the syn-
chronization error between the two systems comprising the
cell see the schematic in Fig. 1. In our scheme the param-
eter of the drive system d is determined by the inputs and
the parameter of the response system r acts as a “logic gate
controller.”
Setting inputs. The input set I1 , I2 determines the param-
eter of the drive system d: for example, input set 0,0 can
correspond to 1, 0,1 / 1,0 to 2, and 1,1 to 3, where
1 ,2 ,3 are three reasonably separated parameter settings
of the drive system see Table I.
Obtaining output. The output is simply the error between
the drive-and-response systems: large error is output 0, and
output 1 corresponds to very small error. That is, when the
drive and response are quite synchronized, one obtains out-
put 1, and 0 otherwise.
Logic control. The logic output is determined by the pa-
rameter setting of the response system: for example, if the
parameter of the response system r is set close to 1, one
obtains NOR; r2 gives XOR, and r3 gives AND see
Table I.
Note that the NOR gate is fundamental and in fact can be
used to build any circuit by concatenation. All gates can be
constructed by combining the NOR operation proposed
above.
Further, bit-by-bit arithmetic addition, the most funda-
mental form of arithmetic operation is constructed from XOR
and AND gates. Other types of arithmetic operations can then
easily be performed using this basic addition or similar op-
eration. For example, the addition of larger numbers e.g.,
addition of two 32-bit numbers can be carried out by ex-
tending the bit-by-bit operation to a higher number of bits.
Subtraction can be done as addition of the complement num-
bers. Multiplication can be achieved as a repeated addition or
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its variations; similarly, division can be done as repeated
subtraction. Further, using logical operations such as AND,
computer memory based on integrated circuits can be con-
structed. Such memory architecture is based on flip-flops,
which in turn are built by combining logical gates 6; so the
scheme above yields the basic ingredients of a computing
machine, flexibly from a single dynamic logic cell 7.
Further, other logic responses can also be obtained by
using appropriate thresholds on the synchronization error to
define output. The idea is to use partial synchronization in
order to generate a larger set of synchronization response
patterns. For instance, to get NAND and OR logic one can use
the logic control parameters in the response system NAND
to lie between parameters 1 and 2, for the NAND gate char-
acteristics; and a parameter setting OR lying in between 2
and 3, for OR gate characteristics. Defining a suitable degree
of synchronization, i.e., some small prescribed error as out-
put 1, and large synchronization error as output 0, we can get
NAND and OR output responses as well. For instance, for
NAND, if we design the parameters appropriately, partial syn-
chronization will result in the first two input settings as 1
and 2 are close to NAND but not in inputs I1=1, I2=1
whose drive parameter setting 3 is far from NAND. Simi-
larly for OR, only input set I1=0, I2=0 with parameter setting
1 will give no synchronization namely, large error and
output 0, while the other two input sets settings 2 and 3
will synchronize reasonably and give output 1 as OR is in
between, and close to, both 2 and 3.
IMPLEMENTATION
Specifically, in our circuit implementation we consider
one-way coupled Chua circuits as the computing element.
This is given by the following set of rescaled coupled
ODEs 8,9 for the drive:
x˙1 = dx2 − x1 − gx1 , 1
x˙2 = x1 − x2 + x3, 2
x˙3 = − x2. 3
And for the response,
x˙1 = rx2 − x1 − gx1 + x1 − x1 , 4
x˙2 = x1 − x2 + x3, 5
TABLE I. Parameter setting of the drive system determined by the input set I1 , I2, parameter setting of the
response system for logic response control, and synchronization error yielding the output of operation for the
NOR, XOR, and AND logic gates.
Logic gate Input set I1 , I2
Drive parameter
Input set
Response parameter
Logic control
Synchronization
error Output
NOR 0,0 1 NOR1 small 1
0,1 / 1,0 2 large 0
1,1 3 large 0
XOR 0,0 1 XOR2 large 0
0,1 / 1,0 2 small 1
1,1 3 large 0
AND 0,0 1 AND3 large 0
0,1 / 1,0 2 large 0
1,1 3 small 1
FIG. 1. Schematic diagram of the flexible dynamic logic cell
comprised of one-way coupled nonlinear systems: the drive and the
response, with the difference between the states of these determin-
ing the output.
FIG. 2. Circuit diagram for one-way coupled Chua’s circuit.
Here C1 and C1 are the voltage-controlled capacitors, determining
variable drive and response parameters d and r, respectively.
K. MURALI AND SUDESHNA SINHA PHYSICAL REVIEW E 75, 025201R 2007
RAPID COMMUNICATIONS
025201-2
x˙3 = − x2, 6
where coupling =1, =14.87, and the piecewise linear
function gx=bx+ 12 a−bx+1− x−1 with a=−1.27 and
b=−0.68. The corresponding circuit component values are
L=18 mH, R=1710 , C1=10 nF, C2=100 nF. Chua’s di-
ode parameters are R1=220 , R2=220 , R3=2.2 k,
R4=22 k, R5=22 k, R3=3.3 k, and buffer=opamp
AD712. Note that the circuit is the one-way coupling con-
figuration of the classic Chua’s circuits 9 see Fig. 2 for the
circuit diagram.
The parameters varied in the drive and response systems
are d and r. The detailed circuit implementation of the
voltage-controlled capacitor, which enables easy control of
the parameters, is discussed in Ref. 10. The value of r/d is
varied around 9.
Numerical investigation of this system with respect to the
different sets of drive and response parameters yields the
synchronization error displayed in Fig. 3. It is clear that dif-
ferent logic behavior can be obtained by setting different
response parameters and using appropriate synchronization
error thresholds.
For instance, we can use a scheme where the output is 1 if
the maximum of the synchronization error is below 0.07, and
0 otherwise, i.e., we get output 1 if the synchronization error
FIG. 3. Synchronization error envelope namely, the envelope of
maximum error for drive parameters: 1=7 corresponding to input
set I1=0, I2=0 solid square; 2=8.5 corresponding to input set
I1=0, I2=1 / I1=1, I2=0 solid circle; 3=10 corresponding to
input set I1=1, I2=1 solid triangle. The horizontal line shows the
synchronization error=0.07 line.
FIG. 4. From top to bottom: panels 1 and 2 show a stream of
input signals I1 and I2, determining the input set I1 , I2. So the
input sets 1,1, 0,1, 1,0, and 0,0 are repeated every 200 ms, in
that order. Panel 3 shows the transmitted signal from drive to
response.
FIG. 5. From top to bottom: panel 1 shows
the dynamic logic configuration signal; panel 2
shows the synchronization error signal giving a
dynamic logic response: 0–200 ms is the AND
response, 200–600 ms is the XOR response, and
600–800 ms is the NOR response. The signal
transmitted from drive to response can be peri-
odic or chaotic, depending upon the value of the
tuning parameter in the drive system.
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lies below the 0.07 line displayed in Fig. 3, and output 0
otherwise. One can then clearly see from Fig. 3 that the AND,
XOR, and NOR gates can be realized using response param-
eters of NOB=7, XOR=8.95, and AND=10. In addition to
these key gates one can also obtain the fundamental
NAND gate with NAND=7.8, as well as the OR gate with
OR=9.3. All these response parameter values controlling
the logic output can be inferred graphically from Fig. 3.
Results obtained by the simulation program PSPICE: Fig-
ures 4 and 5 show the timing pulses of the dynamic NOR,
AND, and XOR gates in a PSPICE simulation. The values of 
used here are 18, 29, and 310. The PSPICE results
agree completely with numerical simulations. Note that the
latencies involved in switching logic responses is small com-
pared to the natural time scales of the system, as is evident
from Fig. 5.
In this explicit example we have tuned parameter . How-
ever, it is possible to tune different parameters in parallel in
the drive for multibit logic synthesis. Such a realization will
achieve parallel logic operations using the same logic cell.
The interesting inference one can draw at this point is the
feasibility of synchronization-based computing. However, it
is not appropriate at this incipient stage to debate the opti-
mality of this scheme. Clearly, the operational speeds attain-
able by such a dynamic logic cell will be determined by the
natural time scales of the dynamical system. So it is evident
that the scheme could potentially work at considerable
speeds if one can implement it on fast dynamical systems,
such as electronic circuits operating in the GHz regime 11
and the semiconductor or fiber lasers yielding chaotic sub-
nanosecond or picosecond pulses 12.
CONCLUSIONS
In summary, we have introduced a scheme to obtain key
logic-gate structures using synchronization of nonlinear sys-
tems. We have demonstrated the idea explicitly by numerics
and experiments on nonlinear circuits. In particular, we have
shown the direct and flexible implementation of the basic
logic gates NOR, AND, and XOR, using a single drive-response
unit. Arrays of such logic cells can be reconfigured easily by
a stream of logic-control parameter values to the response
system, as in our circuit implementation. So such systems
can conceivably be programmed on the fly, and be optimized
for the task at hand. Thus architectures based on such logic
implementations may serve as ingredients of a general-
purpose computing device more flexible than statically wired
hardware.
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